Zum Hauptinhalt springen

Master Thesis: Analog design of a high-speed, energy efficient, Analog-to-Digital converter

NXP Semiconductors enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better and safer. As the world leader in secure connectivity solutions for embedded applications, we are driving innovation in the secure connected vehicle, end-to-end security & privacy and smart connected solutions markets. 


Advances in the CMOS technology allow the integration of large digital systems with increased density and performance. However, analog components do note shrink that much in the same process, they have the physical property even to increase slightly. Similarly, at the same time, the “digital-trend” drives innovation towards all-digital receiver architectures. The scope of this thesis is to develop a high-speed, energy efficient, Analog-to-Digital (ADC) converter in CMOS technology tailored to an all-digital receiver architecture.


  • Work is based on a previous master thesis which was dedicated to the specification findings
  • Analog design of the ADC and perform functional tests in our analog CAD tool (Cadence Virtuoso)
  • Performance evaluation
  • Analysis of non-linearities
  • Your profile:

  • Master student in electrical engineering or similar studies
  • Basic knowledge of System Theory and/or RFID Systems
  • Good communication skills in English
  • Personal engagement and eagerness to learn
  • •Experience with analog design, corresponding design tools or IC simulation tools (e.g., Cadence Virtuoso) is an advantage
  • For the successful completion of the Master Thesis you will receive a remuneration of a one-time payment of EUR 5.150, - gross. Additional you will get a bonus of EUR 2.000, - gross if you receive an excellent grade “Sehr gut” for your Thesis.

    For further questions, please contact our Recruiter Sabine Laemmerer (sabine.laemmerer@nxp.com)

    NXPis an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

    Master Thesis: Analog design of a high-speed, energy efficient, Analog-to-Digital converter


    Veröffentlicht am 12.09.2019